

**IN THE UNITED STATES DISTRICT COURT  
FOR THE WESTERN DISTRICT OF TEXAS  
AUSTIN DIVISION**

VLSI TECHNOLOGY LLC,

Plaintiff,

v.

INTEL CORPORATION,

Defendant.

**Lead Case:** 1:19-cv-977-ADA

(*Consolidated with Nos. 6:19-cv-254-ADA, 6:19-cv-255-ADA, 6:19-cv-256-ADA*)

**JOINT CLAIM CONSTRUCTION STATEMENT**

Pursuant to the Agreed Scheduling Order (D.I. 71) entered in this action, Plaintiff VLSI Technology LLC (“VLSI”) and Defendant Intel Corporation (“Intel”) submit this Joint Claim Construction Statement.

## I. AGREED CONSTRUCTIONS

The parties agree to the following constructions for U.S. Patent No. 7,606,983.

Claim Term	Agreed Construction
“means for accessing data”	<b>Function:</b> “accessing data” <b>Structure:</b> “a memory circuit, device or system, or equivalents thereof”
“means for processing series of operations and for generating based thereon access requests for the data”	<b>Function:</b> “processing series of operations and generating based thereon access requests for the data” <b>Structure:</b> “a processor, or equivalents thereof”
“means for controlling access to the data, for receiving the access requests from each of the processing means, for determining a performance order, and for providing the access requests to the accessing means in the performance order”	<b>Function:</b> “controlling access to the data, receiving the access requests from each of the processing means, determining a performance order, and providing the access requests to the accessing means in the performance order” <b>Structure:</b> “a memory controller, controller for other shared resources, or equivalents thereof”

## II. DISPUTED CONSTRUCTIONS

### A. U.S. Patent No. 6,366,522 (“The ’522 Patent”)

Claim Term	VLSI’s Construction	Intel’s Construction
------------	---------------------	----------------------

<b>Claim Term</b>	<b>VLSI's Construction</b>	<b>Intel's Construction</b>
“regulate/regulating at least one supply from a power source and an inductance”	plain and ordinary meaning	“regulate/regulating at least one supply from an inductance connected to a power source, where the inductance is positioned between the power source and the regulating circuitry”

**B. U.S. Patent No. 7,292,485 (“The ’485 Patent”)**

<b>Claim Term</b>	<b>VLSI's Construction</b>	<b>Intel's Construction</b>
“a capacitance structure”	plain and ordinary meaning; not means-plus-function	<p><b>Function:</b> providing “capacitance”</p> <p><b>Structure:</b> (1) Dummy column 17 (comprised of dummy SRAM cells 30, 32, and 34 and dummy bitlines SBL and SBL*) and conductor 37, configured to be selectively coupled to one or more of the dummy SRAM cells, as shown in Figure 2, and equivalents thereof; or alternatively (2) dummy row 70 (comprised of dummy SRAM cells 82, 84, and 86 and dummy wordline SWL) and conductor 71, configured to be selectively coupled to one or more dummy of the SRAM cells, as shown in Figure 3, and equivalents thereof</p>

Claim Term	VLSI's Construction	Intel's Construction
<p>“precharging means for precharging the capacitance structure to a predetermined voltage prior to a write operation for the second line of memory cells”</p>	<p><b>Agreed Function:</b> “precharging the capacitance structure to a predetermined voltage prior to a write operation for the second line of memory cells”</p> <p><b>Structure:</b> “a conductor, or equivalents thereof”</p>	<p><b>Agreed Function:</b> “precharging the capacitance structure to a predetermined voltage prior to a write operation for the second line of memory cells”</p> <p><b>Structure:</b> (1) Voltage source <math>V_{REF}</math> and transistor 36, coupled in series to provide a reference voltage to one or more dummy cells through conductor 37, as shown in Figure 2, and equivalents thereof; or alternatively (2) voltage source <math>V_{REF}</math> and transistor 90, coupled in series to provide a reference voltage to one or more dummy cells through conductor 71, as shown in Figure 3, and equivalents thereof</p>

<b>Claim Term</b>	<b>VLSI's Construction</b>	<b>Intel's Construction</b>
<p>“first coupling means for coupling the power supply terminal to the first power supply line during the write operation for the second line of memory cells”</p>	<p><b>Agreed Function:</b> “coupling the power supply terminal to the first power supply line during the write operation for the second line of memory cells”</p> <p><b>Structure:</b> “a switching circuit, or equivalents thereof”</p>	<p><b>Agreed Function:</b> “coupling the power supply terminal to the first power supply line during the write operation for the second line of memory cells”</p> <p><b>Structure:</b> (1) Transistor 52 and clamping circuit 46, configured to couple power supply voltage <math>V_{DD}</math> and conductor 35, as shown in Figure 2 (if the second line of memory cells is SRAM column 15), and equivalents thereof; or alternatively (2) transistor 96 and a clamping circuit, configured to couple power supply voltage <math>V_{DD}</math> and conductor 67, as shown in Figure 3 (if the second line of memory cells is SRAM row 68), and equivalents thereof</p>

Claim Term	VLSI's Construction	Intel's Construction
“second coupling means for coupling the second supply line to the first capacitance structure during the write operation for the second line of memory cells”	<p><b>Agreed Function:</b> “coupling the second supply line to the first capacitance structure during the write operation for the second line of memory cells”</p> <p><b>Structure:</b> “a switching circuit, or equivalents thereof”</p>	<p><b>Agreed Function:</b> “coupling the second supply line to the first capacitance structure during the write operation for the second line of memory cells”</p> <p><b>Structure:</b> (1) Transistor 54, configured to couple conductor 39 to conductor 37, as shown in Figure 2 (if the second line of memory cells is SRAM column 15), and equivalents thereof; or alternatively (2) transistor 94, configured to couple conductor 69 to conductor 71, as shown in Figure 3 (if the second line of memory cells is SRAM row 68), and equivalents thereof</p>
“decoupling means for decoupling the first power supply line from the second line of memory cells during the write operation for the second line of memory cells”	<p><b>Agreed Function:</b> “decoupling the first power supply line from the second line of memory cells during the write operation for the second line of memory cells”</p> <p><b>Structure:</b> “a switching circuit, or equivalents thereof”</p>	<p><b>Agreed Function:</b> “decoupling the first power supply line from the second line of memory cells during the write operation for the second line of memory cells”</p> <p><b>Structure:</b> None, indefinite</p>

### C. U.S. Patent No. 7,523,373 (“The ’373 Patent”)

Claim Term	VLSI's Construction	Intel's Construction
------------	---------------------	----------------------

<b>Claim Term</b>	<b>VLSI's Construction</b>	<b>Intel's Construction</b>
“means for providing the operating voltage to the memory at a value at least as great as the minimum operating voltage in response to the operating value selected by the processor being below the minimum operating voltage”	<b>Function:</b> “providing the operating voltage to the memory at a value at least as great as the minimum operating voltage in response to the operating value selected by the processor being below the minimum operating voltage”  <b>Structure:</b> “power supply selector, charge pump, scalable voltage regulator, or equivalents thereof”	Indefinite

**D. U.S. Patent No. 7,606,983 (“The ’983 Patent”)**

<b>Claim Term</b>	<b>VLSI's Construction</b>	<b>Intel's Construction</b>
“an indication of a/the specified order”	plain and ordinary meaning	“a second, different indication that indicates a/the specified order”

**E. U.S. Patent No. 7,793,025 (“The ’025 Patent”)**

<b>Claim Term</b>	<b>VLSI's Construction</b>	<b>Intel's Construction</b>
“priority level information associated with a [first/second] system mode for each of the one or more interrupt requests”	plain and ordinary meaning	“priority level information associated with a [first/second] system mode for each of the one or more potential interrupt requests”
“priority level information associated with a [first/second] system mode”	plain and ordinary meaning	“priority level information associated with a [first/second] system mode for each of the one or more potential interrupt requests”

<b>Claim Term</b>	<b>VLSI's Construction</b>	<b>Intel's Construction</b>
“storage device for storing priority level information”	plain and ordinary meaning	“hardware for storing priority level information that is not rewritten by software when the system changes mode or context”
“sets of priority levels in ... storage devices”	plain and ordinary meaning	“hardware for storing priority levels that are not rewritten by software when the system changes mode or context”
“providing a plurality of interrupt priority storage devices comprising a first interrupt priority storage device for storing priority level information associated with a first system mode, and a second interrupt priority storage device for storing priority level information associated with a second system mode; and providing a plurality of interrupt priority storage devices comprising a first interrupt priority storage device for storing priority level information associated with a first system mode for each of the one or more interrupt requests, and a second interrupt priority storage device for storing priority level information associated with a second system mode for each of the one or more interrupt requests”	Definite	Indefinite

Dated: December 5, 2019

Respectfully submitted,



J. Mark Mann (Texas Bar No. 12926150)  
mark@themannfirm.com  
G. Blake Thompson (Texas Bar No. 24042033)  
blake@themannfirm.com  
**MANN | TINDEL | THOMPSON**  
300 W. Main Street  
Henderson, TX 75652  
Telephone: (903) 657-8540  
Facsimile: (903) 657-6003

Andy Tindel (Texas Bar No. 20054500)  
atindel@andytindel.com  
**MANN | TINDEL | THOMPSON**  
112 E. Line Street, Suite 304  
Tyler, Texas 75702  
Telephone: (903) 596-0900  
Facsimile: (903) 596-0909

Craig D. Cherry (Texas Bar No. 24012419)  
ccherry@haleyolson.com  
**HALEY & OLSON, P.C.**  
100 N. Ritchie Road, Suite 200  
Waco, Texas 76701  
Telephone: (254) 776-3336  
Facsimile: (254) 776-6823

Morgan Chu (*pro hac vice*)  
Benjamin W. Hattenbach (*pro hac vice*)  
Keith Orso (*pro hac vice*)  
Christopher Abernethy (*pro hac vice*)  
Amy E. Proctor (*pro hac vice*)  
Dominik Slusarczyk (*pro hac vice*)  
Charlotte J. Wen (*pro hac vice*)  
Brian Weissenberg (*pro hac vice*)  
**IRELL & MANELLA LLP**  
1800 Avenue of the Stars, Suite 900  
Los Angeles, California 90067  
Telephone: (310) 277-1010  
Facsimile: (310) 203-7199  
mchu@irell.com

bhattenbach@irell.com  
korso@irell.com  
cabernethy@irell.com  
aproctor@irell.com  
dslusarczyk@irell.com  
cwen@irell.com  
bweissenberg@irell.com

*Attorneys for VLSI Technology LLC*

/s/ J. Stephen Ravel

J. Stephen Ravel  
Texas State Bar No. 16584975  
**KELLY HART & HALLMAN LLP**  
303 Colorado, Suite 2000  
Austin, Texas 78701  
Tel: (512) 495-6429  
Email: steve.ravel@kellyhart.com

James E. Wren  
Texas State Bar No. 22018200  
1 Bear Place, Unit 97288  
Waco, Texas 76798  
Tel: (254) 710-7670  
Email: james.wren@baylor.edu

Sven Stricker  
Texas State Bar No. 24110418  
**KELLY HART & HALLMAN LLP**  
303 Colorado, Suite 2000  
Austin, Texas 78701  
Tel: (512) 495-6464  
Email: sven.stricker@kellyhart.com

William F. Lee (*Pro Hac Vice*)  
Louis W. Tompros (*Pro Hac Vice*)  
Kate Saxton (*Pro Hac Vice*)  
**WILMER CUTLER PICKERING HALE  
& DORR LLP**  
60 State Street  
Boston, Massachusetts 02109  
Tel: (617) 526-6000  
Email: william.lee@wilmerhale.com  
Email: louis.tompros@wilmerhale.com  
Email: kate.saxton@wilmerhale.com

Gregory H. Lantier (*Pro Hac Vice*)  
Amanda L. Major (*Pro Hac Vice*)  
**WILMER CUTLER PICKERING HALE  
& DORR LLP**  
1875 Pennsylvania Avenue  
Washington DC 20006  
Tel: (202) 663-6000  
Email: gregory.lantier@wilmerhale.com  
Email: amanda.major@wilmerhale.com

Alexis Pfeiffer (*Pro Hac Vice*)  
**WILMER CUTLER PICKERING HALE  
& DORR LLP**  
950 Page Mill Road  
Palo Alto, California 94304  
Tel: (650) 858-6052  
Email: alexis.pfeiffer@wilmerhale.com

*Attorneys for Intel Corporation*

**CERTIFICATE OF SERVICE**

A true and correct copy of the foregoing instrument was served or delivered electronically via U.S. District Court [LIVE] — Document Filing System, to all counsel of record, on this 5th day of December, 2019.

---

*/s/ J. Stephen Ravel*

J. Stephen Ravel